Note : Books, notes, computers are allowed, communication of all kind is prohibited. 90 (ninety) minutes.

1. Complete VHDL top-level entity for the following block diagram and components.



2. When the input btnl goes high, output A goes high and stays high for 2 seconds. If btn2 goes high during the first 1 second output B is set to high too. However, if btn2 goes high within the second half of the 2 seconds, output C is set to high. Inputs are disabled after their first rises until the 2 seconds cycle completes. After 2 seconds, all outputs are set to low and inputs are enabled. bnt2 has no effect unless the cycle is started by btn1. System operates on a 1 MHz clk input. Design the circuit using VHDL.

```
entity BSEQ is Port (
  btn1, btn2 : in STD LOGIC;
      A, B, C : out STD LOGIC;
         CLK : in STD LOGIC); -- 1 MHz
end BSEQ;
architecture BSEQ of BSEQ is
  signal cntr: integer range 0 to 2000000;
  signal Bx, Cx : STD LOGIC;
begin
  B \ll Bx; C \ll Cx;
  process (CLK, btn1, btn2, cntr, Bx, Cx) is begin
    if (rising edge (CLK)) then
      if((cntr=0) and (btn1='1')) then
        cntr <= 1; A <= '1';
      else
        if(cntr=2000000) then
          cntr <= 0; Bx <= '0'; Cx <= '0';
        else
          cntr <= cntr+1;</pre>
        end if;
      end if;
      if (Bx\&Cx="00") and (cntr>0) and (btn2='1') then
        if(cntr<100000) then
          Bx <= '1';
        else
          Cx <= '1';
        end if;
      end if;
    end if;
  end process;
end BSEQ;
```

3. Design the following 8-bits up-counter using VHDL.

