No : AnswersName : SolutionsEskişehir Osmangazi UniversityFaculty of Engineering and ArchitectureDepartment of Computer Engineering"Introduction To VHDL-FPGA"Final Exam.

02.01.2018

Note : Books, notes, computers are allowed, communication of all kind is prohibited. 90 (ninety) minutes.

1. Differential Manchester encoding is simply defined as

- No transition at the beginning of bit period indicates a binary 1.

- Transition at the beginning of bit period indicates a binary 0.
- There is a transition in the middle of every bit period.

Timing diagram shows an example Differential Manchester signal generated using a doublerated input clock.



Design a Differential Manchester Encoder circuit using VHDL.

```
entity DME is Port (
   CLKin : in STD_LOGIC;
   Din
         : in STD LOGIC;
   CLKout : inout STD LOGIC;
         : inout STD LOGIC);
   Dout
end DME;
architecture DME of DME is
begin
  process(CLKin) is begin
    if(falling edge(CLKin)) then
      CLKout <= not CLKout;
      if(CLKout='1') then
        Dout <= not Dout;</pre>
      elsif(Din='0') then
        Dout <= not Dout;</pre>
      end if;
    end if;
  end process;
end DME;
```

2. An 8-bits asynchronous (no clock) ROM with 8 address bits (256-bytes) is serialized out one by one, restarting from the x00 address after xFF.

```
Data
 serial data out 🗲
                                    ROM
                serializer
                                   256x8
    clk -
                           Addr
entity Seri is Port (
  clk : in STD LOGIC;
  Sout : out STD LOGIC);
end Seri;
architecture Seri of Seri is
  type MROM is array (0 to 255) of STD LOGIC VECTOR(7 downto 0);
  constant ROM : MROM := (.. ROM values here..);
  signal Addr : integer range 0 to 255;
  signal bcnt : integer range 0 to 7;
begin
  process(clk) is begin
    if(rising edge(clk)) then
      if(bcnt=7) then
        bcnt <= 0;
        if(Addr=255) then
           Addr <= 0;
        else
          Addr <= Addr+1;
        end if;
      end if;
    end if;
  end process;
  Sout <= ROM(Addr)(bcnt);</pre>
end Seri;
```

3. Implement the state machine whose diagram is given in the following figure. Output L depends only on the current state and is 1 only when the state is B. It is zero otherwise. State transitions between B and C do not require any input except clock. A to B transition require x1 and C to A transition require x2 inputs to be 1.

```
x1
                       В
                             С
                 x2
entity SM is port (
  clk : in STD LOGIC;
  x1,x2 : in STD LOGIC;
  L
        : out STD LOGIC);
end SM;
architecture SM of SM is
  type state is (A,B,C);
  signal pstate, nstate : state;
begin
process(clk) is begin
  if (RISING EDGE(clk)) then
    pstate <= nstate;</pre>
  end if;
end process;
L <= '1' when pstate=B else '0';
process(x1,x2) is begin
  if(pstate=A) then
    if(x1='1') nstate <= B; else nstate <= A; end if;</pre>
  elsif(pstate=B) then
    nstate <= C;</pre>
  elsif(pstate=C) then
    if(x2='1') then nstate <= A; else nstate <= C; end if;
  else
    nstate <= pstate;</pre>
  end if;
end process;
end SM;
```