No:Name :Eskişehir Osmangazi UniversityFaculty of Engineering and ArchitectureDepartment of Electrical Engineering & Electronics17.01.2024"Introduction To VHDL-FPGA"Final ExamNote : Books, notes, computers are allowed, communication of all kind is prohibited. 90 minutes.

1. A circuit measures the period of incoming Din signal in number of clock cycles and inserts additional pulses with approximately half the measured period, continuously. The anticipated timing diagram is shown below.



Assume that clock frequency is much higher than the frequency of Din and the period of Din changes slowly. Design this circuit in VHDL.

```
entity Ptm is port (
  CLK : in STD LOGIC;
  Din : in STD LOGIC;
  Dout : out STD LOGIC);
end Ptm;
architecture Ptm of Ptm is
  signal Dinp, Doutx : STD LOGIC;
  signal cntr, Hlf: integer;
begin
  process(CLK) is begin
    if(rising edge(CLK)) then
      Dinp <= Din;</pre>
      -- on input 0->1 transition restart counting and
      -- store half of previous
      if((Dinp='0') and (Din='1')) then
        Hlf <= cntr/2; cntr <= 0;
      else
        cntr <= cntr +1;</pre>
      end if;
      if(cntr=Hlf) then -- generate 1 at half
        Doutx <= '1';</pre>
      else
        Doutx <= '0';</pre>
      end if;
      Dout <= Doutx or Din; -- combine input and generated
    end if;
  end process;
end;
```

2. Write a VHDL module that corresponds to the following circuit.



-- combinatorial circuits could be realized outside the process

3. A FIFO buffer is a sample delay device that the values appear at the output after N clock cycles they were read from input.



Since the circuit consumes high number of slices for large N×B, designers opt to use block memories as FIFO by configuring a circular buffer. After each read, a write is done at the same address (READ_FIRST mode). The address is incremented/decremented by 1 so that a value is read N clocks later it was written. Design the circuit in VHDL.



4. A seven-segment LED scanner circuit receives an array of 4-bit numbers, decodes them to 7-segment visuals using a given decoder and sends them one by one to LED anodes activating related LED cathode for each numeric location.



Complete the code that does the job using the given 4-to-7 decoder.

```
type HXAT is array (0 to7) of STD LOGIC VECTOR(3 downto 0);
-- HXAT global type is defined in a library
entity SSeg is port (
  CLK : in STD LOGIC; -- 100 Hz
  HXD : in HXAT;
  SEG : out STD LOGIC VECTOR(6 downto 0); -- seq. data to anodes
  DIG : out STD LOGIC VECTOR(7 downto 0); -- to cathodes
); end SSeg;
architecture SSeg of SSeg is
  component Dec4to7 is port(
    HX : in STD LOGIC VECTOR (3 downto 0); -- ex: HX=0001
    SD : out STD LOGIC VECTOR(6 downto 0) -- SD=abcdefg=0110000
  ); end component;
  signal HX : STD LOGIC VECTOR(3 downto 0);
  signal dign: integer range 0 to 7;
  signal DIGx: STD LOGIC VECTOR(7 downto 0);
begin
  HX <= HXD(dign); -- get the hex number from array
  CNV: Dec4to7 port map (HX=>HX,SD=>SEG); -- convert it to 7-Seg
  DIG <= DIGx; -- select digit
  -- move to next digit
  SCAN:process(CLK) is begin
    if(rising edge(CLK)) then
      if(dign=7) then
        dign <= 0; DIGx <= x"01";
      else
        dign <= dign+1;</pre>
        DIGx <= DIGx(6 downto 0) & '0';
      end if;
    end if;
  end process;
end SSeq;
-- 3-to-8 decoder could've been used instead of shifting
```