No : AnswersName : Example SolutionsEskişehir Osmangazi University, Faculty of Engineering and ArchitectureDepartment of Electrical Engineering & Electronics"Introduction To FPGA-VHDL"Final Exam.Note : Books, notes, computers are allowed, communication of all kind is prohibited. 105 minutes.

 A serial input signal (D) with synchronous clock (CLK) is searched for two binary patterns, one following the other but not necessarily consecutively. Let these patterns, for example, be P0=x"AA" and P1=x"CC". The circuit has three outputs; A0: set to 1 when P0 is detected.

A1: set to 1 when P1 is detected.

A2: set to 1 when P1 is detected after the detection of P0.

Outputs are set to zero when a reset sequence (Pr=x"01") is detected. Serial data comes in msb-first. Design the VHDL entity of the circuit.

```
entity SDet is Port (
      D, CLK : in STD LOGIC;
  A0, A1, A2 : out STD LOGIC);
end SDet;
architecture SDet of SDet is
  signal X : STD LOGIC VECTOR(7 downto 0);
  constant P0 : STD LOGIC VECTOR(7 downto 0) := x"AA";
  constant P1 : STD LOGIC VECTOR(7 downto 0) := x"CC";
  constant Pr : STD LOGIC VECTOR(7 downto 0) := x"01";
  signal A0x : STD LOGIC;
begin
  A0 <= A0x;
  process(CLK) is begin
    if (rising edge (CLK)) then
      X \leq X(6 \text{ downto } 0) \& D;
      if (X=P0) then A0x <= '1';
      elsif(X=P1) then A1 <= '1';</pre>
        A2 <= A0x; end if;
      elsif(X=Pr) then
        A0x <= '0'; A1 <= '0'; A2 <= '0';
      end if;
```

end SDet;

end if; end process; 2. A square wave signal pair will be generated with 90° phase difference between them. Frequency is adjustable by two inputs; Inc for increment Dec for decrement. Increment and decrement are performed at the rising edges of these signals. (*A sentence about limit frequencies is removed from here during the exam in order to reduce confusion*). Design the circuit using VHDL.



3. A circuit has two de-bounced button inputs and a logic output (to a LED for example). Pressing and releasing the button b activates and deactivates the output respectively. However, keeping the button pressed more than 2 seconds locks it. In that case output stays high even after the button is released. Circuit exits the lock-mode when b or s button is pressed and the output goes low afterwards.

```
entity MCONT is Port (
  CLK : in STD LOGIC; -- 1 MHz
             STD LOGIC; -- buttons
  b, s : in
     L : out STD LOGIC); -- e.q. LED
end MCONT;
architecture MCONT of MCONT is
  constant C2s : integer := 2000000;
  signal cntr : integer range 0 to C2s;
  signal pb,Lx : STD LOGIC := '0';
begin
  process(CLK) is begin
    if (rising edge (CLK)) then
      pb <= b;
      if(s='1') then
                                 -- reset condition
        cntr <= 0; Lx <= '0';
      elsif(cntr=C2s) then
                                 -- locked case (2sn+)
        if (bp&b="01") then
           Lx <= '0';
                                 -- off but wait for 1
        elsif(bp&b="10") then -- to reset the counter
           if(Lx='0') then cntr <= 0; end if;
        end if;
      else
                                 -- normal operation
        Lx <= b;
        if (b='0') then cntr <= 0;
                                                cntr++
        else cntr <= cntr +1; end if;</pre>
                                                 mode normal
      end if;
                                                        mode 2sn+
                                                 L=1
    end if;
                                      b=0
                                              1
                                s=1
  end process;
                                                   cntr=C2s
                                                             L=1
  L <= Lx;
                                        b=1
                                                           2
                                    0
end MCONT;
                                                 =1
                              L=0
                                                     b=0→1
                                         b=1→0
                              cntr=0
                                                 3
two modes of operation
                                            L=0
    mode 2sn+
                                     (cntr<C2s)
                             normal
            Lx
                                     cntr
                                             Lx
    b
        s
                cntr
                            b
                                 s
                C2s
    0
        0
            1
                             0
                                 0
                                     0
                                             0
```

0

1

cntr++

0

1

0

1

Х

0

0

1

0

0

0

C2s

0

0

↑

T

х

- 4. A R/W array of records will be created. The record is made of a std_logic a std logic vector of width 8 and an integer ranging from 0 to 127.
 - a) The record and array type (of size 512) is declared in a package as follows; (do your own type declarations).

```
type rr is record
flag : STD_LOGIC;
data : STD_LOGIC_VECTOR(7 downto 0);
val : integer range 0 to 127;
end record;
type MType is array (0 to 511) of rr;
```

b) Array will be used as a single port memory with address, data and WE connections. Complete the design.

```
entity REC is Port (
  CLK : in STD LOGIC;
  Adr : in integer range 0 to 511;
  Din : in rr;
  Dout : out rr;
 WE : in STD LOGIC);
end REC;
architecture REC of REC is
  signal Mem : MType;
begin
 process(CLK) is begin
    if (rising edge (CLK)) then
      if(WE='1') then
        Mem(Adr) <= Din;</pre>
      end if;
      Dout <= Mem(Adr);</pre>
    end if;
  end process;
end REC;
```

note: depending on the synthesizer capability, one may
need to convert & combine record members to
STD_LOGIC_VECTOR during read/write operations
in order to make use of BRAMs.