No : AnswersName : SolutionsEskişehir Osmangazi UniversityFaculty of Engineering and ArchitectureDepartment of Computer Engineering"Introduction To VHDL-FPGA"Midterm

13.11.2018

Note : Books, notes, computers are allowed, communication of all kind is prohibited. 75 minutes.

1. A LED matrix is given as shown. You are asked to drive these LEDS to display any pattern given in a 16-bits signal. Since the row and column lines are shared/common, you need to light-up a row of LEDs for 10-50 ms and move on to next row for doing the same thing. This repeated scan of rows will trick human eye/brain into seeing the pattern.



2. The following partial code and a block diagram are given. Complete the top-level circuit using VHDL. MSBs of A and B inputs will be used to feed Din. Remaining LSB bits of Din (if any) should be connected to 0.



3. Design a fully synchronous timer circuit that activates the output Q for T clock cycles when the input B is '1'. Timer should ignore changes on input until the end of the period. If, at the end of the period, B is '1', timer should start another cycle without lowering Q. That is, when Q goes high, it stays high for nT clocks where n is an integer, checking the input B at the end of every cycle.

