## No : AnswersName : SolutionsEskişehir Osmangazi UniversityFaculty of Engineering and ArchitectureDepartment of Computer Engineering

09.11.2019

*"Introduction To VHDL-FPGA"* Midterm Note : Books, notes, computers are allowed, communication of all kind is prohibited. 90 minutes.

1. A controller has two button inputs named as A and B, and one two-bits output named as Y. A and B buttons activate Y(1) and Y(0) bits with some transition period as explained in the following;

a) When Y=00, pressing (and releasing) button B: Y becomes 10 immediately and becomes 01 after 10 clk periods. All inputs are ignored during this transition.

b) When Y=01, pressing (and releasing) button A: Y becomes 10 immediately and becomes 00 after 10 clk periods. All inputs are ignored during this transition.



automatic after 10 clks ← A pressed/released

Design the controller using VHDL. Assume that the button signals are de-bounced.

```
entity CONTROLLER is Port (
    CLK : in STD_LOGIC;
A, B : in STD_LOGIC;
       Y : inout STD LOGIC VECTOR(1 downto 0));
end CONTROLLER;
architecture CONTROLLER of CONTROLLER is
  signal cntr : integer;
  signal Ap,Bp : STD LOGIC;
  signal X : STD LOGIC VECTOR(1 downto 0);
begin
  process(CLK, A, B, Y, cntr) is
  begin
    if(rising_edge(CLK)) then
      Ap <= A; Bp <= B;
      if(Y="10") then
                                           . . .
                                          process...
         if(cntr=10) then Y <= X;
         else cntr <= cntr+1;</pre>
        end if;
                                              -
T <= B;
      else
         if(Ap&A="01") then
           X <= "01"; Y <= "10";
                                            end if:
         elsif(Bp&B="01") then
           X <= "00"; Y <= "10";
                                            end if;
         end if;
        cntr <= 0;</pre>
      end if;
    end if;
  end process;
end CONTROLLER;
```

## An interesting and efficient solution would be

```
signal cntr : integer;
signal T : STD_LOGIC;
...
process...
if((Y(0)='0')and((A or B)/='0')) then
    cntr <= 10;
    Y <= "10";
    T <= B;
elsif((Y="10")and(cntr=0)) then
    Y <= '0' & T;
end if;
if(cntr/=0) then
    cntr <= cntr-1;
end if;
```

2. Design a GENERIC clock divider. The generic parameter is the divisor and can be an integer from 2 to 255. The difference between on and off duty cycles of the generated lower freq. clock should be 1 input clock period at most. For example, if the input clock signal is 50 MHz and the generic parameter is 2 then the output clock signal frequency should be 25 MHz with 1 clock periods for both duty–cycles. If the divisor parameter is 3 then the duty-cycles should be 1 and 2 input clock periods respectively, making the output frequency 16666666.66... MHz.

```
entity CDIV is
  Generic (DV : in integer);
  Port (
    CLK : in STD LOGIC;
    CLKO : out STD LOGIC);
end CDIV;
architecture CDIV of CDIV is
  signal cntr : integer;
begin
  process(CLK) is begin
    if(rising edge(CLK)) then
      if(cntr=DV) then
        CLKO <= '0';
        cntr <= 0;</pre>
      else
        if(cntr=DV/2) then
         CLKO <= '1';
        end if;
        cntr <= cntr+1;</pre>
      end if;
    end if;
  end process;
```

```
end CDIV;
```

3. The following partial code and a block diagram are given. Complete the top-level circuit using VHDL.

