07.11.2024

1. Design the following circuit in VHDL within one process. Rst of D-FF is synchronous.



2. A counter counts from 0 to 15, incrementing 1 on every rising edge of CLK and going back to zero afterwards, continuously. Two inputs, start-time S and duration D, determine the rise and fall times of the output Q as exemplified below. Q goes to zero when counter is 14 regardless of D. Ranges for S and D are both (0,15), therefore for some cases of S & D, Q may not become '1' for entire cycle. Complete this circuit in VHDL.



**3.** A 3-input 1-output component is given as illustrated by a block. Multiple instantiations of the component are used to construct a network as also shown. Unused inputs of the NN instantiations are connected to '0'. The number of instantiations are given as a generic parameter N.

